

LOW TEMPERATURE DIGITAL SUPERCONDUCTING ELECTRONICS

FINAL PROGRESS REPORT: 7/1/92 - 6/30/98

MARC J. FELDMAN

Report Date: 3/15/99

U.S. ARMY RESEARCH OFFICE

GRANT NO. DAAL03-92-G-0112

Department of Electrical Engineering
University of Rochester
Rochester, NY 14627

APPROVED FOR PUBLIC RELEASE;

DISTRIBUTION UNLIMITED.

THE VIEWS, OPINIONS, AND/OR FINDINGS CONTAINED IN THIS REPORT ARE
THOSE OF THE AUTHOR AND SHOULD NOT BE CONSTRUED AS AN OFFICIAL
DEPARTMENT OF THE ARMY POSITION, POLICY, OR DECISION, UNLESS SO
DESIGNATED BY OTHER DOCUMENTATION.

19990706 077

REPORT DOCUMENTATION PAGE			Form Approved OMB NO. 0704-0188	
Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comment regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302, and to the Office of Management and Budget, Paperwork Reduction Project (0704-0188), Washington, DC 20503.				
1. AGENCY USE ONLY (Leave blank)		2. REPORT DATE 3/15/99		3. REPORT TYPE AND DATES COVERED FINAL PROGRESS: 7/1/92 - 6/30/98
4. TITLE AND SUBTITLE Low Temperature Digital Superconducting Electronics			5. FUNDING NUMBERS DAAL03-92-G-0112	
6. AUTHOR(S) Marc J. Feldman				
7. PERFORMING ORGANIZATION NAMES(S) AND ADDRESS(ES) Department of Electrical Engineering University of Rochester Rochester, NY 14627			8. PERFORMING ORGANIZATION REPORT NUMBER	
9. SPONSORING / MONITORING AGENCY NAME(S) AND ADDRESS(ES) U.S. Army Research Office P.O. Box 12211 Research Triangle Park, NC 27709-2211			10. SPONSORING / MONITORING AGENCY REPORT NUMBER ARO 30407.54-EL-UR1	
11. SUPPLEMENTARY NOTES The views, opinions and/or findings contained in this report are those of the author(s) and should not be construed as an official Department of the Army position, policy or decision, unless so designated by other documentation.				
12a. DISTRIBUTION / AVAILABILITY STATEMENT Approved for public release; distribution unlimited.			12 b. DISTRIBUTION CODE	
13. ABSTRACT (Maximum 200 words) Our aim was to further the development of low temperature superconducting digital electronics, to the point where real-world applications of this technology were practical. We concentrated on RSFQ (Rapid Single Flux Quantum) logic which should be capable of VLSI circuit operation at 100 Gbps with power of 100 nW per gate, if a semiconductor-quality fabrication facility were available. We developed the infrastructure for RSFQ circuits including the first logic-level simulator; the first industrial CAD environment; the first yield optimization; the first analysis of timing; the first HDL description. All software tools are available at our widely referenced web site. Our work continually emphasized the central importance of timing considerations for the design of RSFQ circuits, and we present many important results in this area. We developed the theory and performed the definitive experiments at 10 Gbps to understand the bit-error-rate of RSFQ circuits. Complex demonstration circuits were designed and demonstrated to work at speeds up to 20 Gbps. Finally, we developed a cryogenic electro-optic sampler which is a microvolt, subpicosecond, micron-scale, contact-free, fully-automated system, and used this to perform the direct first observation of an SFQ pulse as well as a variety of other studies.				
14. SUBJECT TERMS superconductivity; superconducting digital electronics; single flux quantum; RSFQ logic; SFQ pulses; decimation digital filter; timing; circular shift register; femtosecond pulses; MSM diodes; electro-optic sampling; crosstalk; residue number system; bit-error-rate			15. NUMBER OF PAGES 9	
			16. PRICE CODE	
17. SECURITY CLASSIFICATION OR REPORT UNCLASSIFIED	18. SECURITY CLASSIFICATION OF THIS PAGE UNCLASSIFIED	19. SECURITY CLASSIFICATION OF ABSTRACT UNCLASSIFIED	20. LIMITATION OF ABSTRACT UL	

A. Statement of the **PROBLEM** studied:

Our aim in this research was to further the development of low temperature superconducting digital electronics, to the point where practical real-world applications of this technology could be considered. We concentrated on the "Rapid Single Flux Quantum" (RSFQ) logic family. Our efforts were to develop the design-tool infrastructure necessary to realize significant RSFQ circuits; to develop the concepts and methodologies to advance this field; to design, have fabricated, and test real demonstration circuits to validate and to find the weaknesses of these design tools, concepts, and methodologies (our proposal promised a real time digital filter); and finally to develop techniques to characterize these ultra-high-speed circuits by subpicosecond electro-optic measurements of individual SFQ pulses.

B. Summary of the most important **RESULTS** (footnote numbers refer to publication list, next section):

Infrastructure: Design tools are necessary for the development of integrated circuits in any technology. We found the design infrastructure for RSFQ circuits sorely lacking, and much of our research was directed towards correcting this. Some of our innovations are the following: the first logic-level simulation of RSFQ circuits [3]; the first industrial CAD environment for RSFQ [50]; the first "optimization for yield" for RSFQ gates [31]; the first analytical investigation of RSFQ timing [30]; the first HDL description of RSFQ gates [48]. All of these new directions were quickly borrowed or emulated by other research groups, so quickly in fact that our publications were not always the first.

RSFQ circuit optimization is essential because of variations in the fabrication technology of superconducting devices. Optimization is slow and tedious, and previous techniques could give a poor choice for parameter values, which can cause circuit failure. We developed an optimization tool called MALT [31], using the method of inscribed hyperspheres to maximize yield rather than "critical margin." It optimizes a circuit with eight simultaneous variables in 1 - 2 hours. Many circuits redesigned using MALT have record simulated margins. MALT (and a users' guide) are available for distribution, and has rapidly become the standard throughout the research community.

We developed a simulation package for extraction of inductances in superconducting circuits [44]. (Inductor design is a crucial problem for superconducting circuits.) This appears to be superior to inductance extractors used by other research groups, probably because it is based on a true 3-D finite element program, the public-domain "FastHenry" developed at MIT.

These and all of the other tools developed in our group are available to the public. They are all collected on the group web site (<http://www.ece.rochester.edu/~sde/>). The web site also contains a description, analysis, and comparison of all the design tools used by all the other groups in the world. This web site is now universally acknowledged and widely referenced as the primary repository resource for RSFQ design tools; many groups have downloaded Rochester tools from this site.

Concepts and methodologies: In this area we concentrated on the timing/clocking of RSFQ circuits, built-in self test structures and techniques, and the bit-error rate of these circuits.

We have continually emphasized the central importance of timing considerations for the design of RSFQ circuits. This is similar to semiconductor circuits, but different in that the natural timing schemes for RSFQ logic have built-in clock skew [42]. We developed and analyzed several new clocking schemes for RSFQ [30,42,55]. For instance, we invented, developed, and analyzed a new 2-phase clocking scheme [55]. The maximum speed of RSFQ circuits is limited by fabrication-induced parameter variations. For most previous circuits this problem will grow with the size of the circuit -- large circuits will be slower than smaller circuits. Our 2-phase clocking avoids this problem with very little added overhead.

We performed a full timing analysis of a 4-bit RSFQ decimation digital filter design. This required an analysis of the timing requirements of each filter subcell, a careful assessment of current superconductor foundry technology to gauge the effects of fabrication-induced parameter variations on cell timing, and consideration of various clock distribution schemes. The optimized filter design simulates to 11 GHz with conservative counter-flow clocking and to 29 GHz with concurrent clocking. Fabrication-induced parameter variations reduce these numbers to 9 GHz and 14 GHz respectively, for 3-sigma reliability. This analysis suggests directions towards a more aggressive filter design, and we guess that a second generation filter design, using current fabrication technology, will operate above 30 GHz. If the resources existed to fabricate RSFQ circuits in semiconductor-quality facilities we would estimate that the filter design could operate at a clock rate of greater than 200 GHz [30,51].

These are only a few of the topics we have covered which relate to the timing of RSFQ circuits. Some other important results can be found in [30,49,64,65,66].

Output from RSFQ circuits can be difficult, both because of the high-speed beyond that of laboratory instruments, and because of the small energy of the SFQ pulse. We developed a number of built-in self test structures and techniques in order to perform high speed experiments without high speed output [47], and have since successfully used these to perform the experiments described below.

We performed what is still the definitive SFQ error-rate experiment, based on XOR-ing the outputs of two nominally identical digital circuits operating at 10 GHz [37]. The frequency of bit errors could be varied over a wide range by adjusting the bias current from optimal to approach the failure point. In this way we measured the BER over 16 decades of incidence. A linear extrapolation gave a minimum error rate of order 10^{-50} per bit operation. To acquire the lowest data point required 4 errors counted in 130 hours at a 10 GHz clock rate. The entire experiment lasted for nine days. For various reasons the experiment was repeatedly stopped and restarted and data taken different ways. Yet, in spite of these "disruptions," the operation of the circuit and the error rate were perfectly stable during the entire experiment. We also performed the same experiment while the chip was in an applied magnetic field, which gives insight into an important issue for large RSFQ circuits -- flux trapping. We saw no new error mechanisms due to trapped flux.

We developed a theory to predict the bit-error-rate of RSFQ circuits based on the Fokker-Planck equation [46], assuming that all errors are instigated by thermal noise from the circuit resistors at some effective temperature T^* . No other such theory exists. We compared the theory to the experiment and found excellent agreement, with $T^* = 11$ K rather than the physical temperature 4.2 K. A similar experiment was performed as a function of temperature [63] showed that this factor of ~ 2 is real, but that the errors are indeed of thermal origin. The theory predicts that a high- T_c digital circuit operating at 77 K would not be useful.

Demonstration circuits: Our first very early design for a 4-bit RSFQ decimation digital filter [3] was perhaps the most complicated circuit that had ever been designed specifically for RSFQ logic. The eventual design that was actually realized [45] was changed in only minor ways. Every component was successfully tested at low speed. The most complex unit of the filter is the multiplier-accumulator, which contains 1100 Josephson junctions. It works perfectly at low speed, with full functionality and stable operation over the 24 hour testing period. It may be surprising to note that this is arguably the most complex RSFQ circuit ever verified experimentally. Most successful RSFQ circuits have been quite small, containing only tens or perhaps hundreds of junctions, or have been simple repetitive structures. The most difficult aspect required careful attention paid to clock distribution and timing in our design procedures.

The high-speed verification of the filter at 10 GHz using the built-in self test structures mentioned above has not succeeded, through several generations of design. In each case we discovered specific errors which suggested improvements to our design tools, and which were corrected in the next generation. Eventually this effort was suspended because of the graduation of several graduate students and because of other priorities.

Among other experimental accomplishments is an RSFQ 64-bit circular shift register (CSR) successfully operated at clock frequencies up to 18.5 GHz [61]. This is by far the longest recurrent data path, and by far the highest frequency, ever demonstrated in a *recurrent* RSFQ circuit. Data was circulated around all 64 stages about 50 million times before its integrity was verified. We also determined the various failure modes for over- and under-

biased clock and data lines, as a function of frequency [65]. The maximum *theoretical* operating frequency for this particular circuit was 21 GHz -- that close an agreement between theory and experiment is unprecedented in this immature field, and shows our good understanding of the issues involved.

We designed a one decimal-digit adder which is based on the residue number system (RNS) rather than binary arithmetic [28]. The most complex part of this adder, which is the mod5 adder, was completely verified at low speed [57,70]. A design flaw prevented the entire mod5 adder from working at high speed, but part of it at least was operated up to 20 GHz (the highest speed available from this particular on-chip clock) with excellent margins, suggesting a much higher maximum frequency.

Electro-optic research: We constructed a dedicated Cryogenic Electro-Optic Sampling Laboratory. The E-O sampler is a microvolt, femtosecond, micron-scale, contact-free, fully-automated system [7,27].

We developed two unique methods to generate SFQ pulses (traditional techniques to generate picosecond pulses require special substrates, derivative circuits, etc.). The first uses pulse excitation of a metal-semiconductor-metal photodiode. We have demonstrated this technique using both GaAs [1,2] and Si [5,6,13] diodes, and developed theories to understand fully the mechanisms involved. The Si-based MSM diodes were fabricated with standard superconductor foundry processes and were successfully tested for cryogenic E-O sampling. The second technique, "edge illumination" of a metal-semiconductor interface, allows even easier fabrication [12,22,32]. Again, the technique was investigated theoretically as well as experimentally [23]. A third technique is direct light excitation of a Josephson junction. These three techniques can also be used for optical input, or clocking, for superconducting circuits.

We performed the first observation of an SFQ pulse [20,25]. This accomplishment is analogous to the first observation of atoms with the advent of the STM. The experiment employed an optically triggered Nb-Si-Nb MSM diode to drive a "pulse-shaper" consisting of a 2-junction JTL with 100 μm separation. The SFQ pulse was mapped out in ten minutes sampling by measuring the optical polarization shift caused by the fringe field of the superconducting microstrip. The experiment was unambiguous. The pulse height was typically 0.7 mV with a pulse width of 3 ps, while the rms noise of the measurement was less than 70 μV and the time resolution was 0.2 ps. The integrated voltage was 2.0 ± 0.2 mV \cdot ps, as required by theory, which establishes that the calibration procedures are absolutely correct.

We performed a variety of other studies. For instance we measured the crosstalk of overlapping microstrips and found that in some instances crosstalk could contribute to bit errors [60,67]. We experimentally verified that closely spaced SFQ pulses repel each other when traveling on a Josephson transmission line [68], an effect which could destroy circuit timing if care were not taken. We built an interferometric subpicosecond imaging system as well, which can measure voltages over a large area of the chip [38,39].

C. List of all PUBLICATIONS and technical reports:

1. "Subpicosecond Electrical Pulse Generation in GaAs by Nonuniform Illumination of Series and Parallel Transmission-Line Gaps," S. Alexandrou, C.-C. Wang, R. Sobolewski, and T.Y. Hsiang, in OSA (Optical Society of America) Proceedings on Ultrafast Electronics and Optoelectronics, 1993, Vol. 14, edited by J. Shah and U. Mishra, pp. 209-212.
2. "Ultrafast Metal-Semiconductor-Metal Photodetectors with Nanometer Scale Finger Spacing and Width," M.Y. Liu, S.Y. Chou, S. Alexandrou, and T.Y. Hsiang, in OSA (Optical Society of America) Proceedings on Ultrafast Electronics and Optoelectronics, 1993, Vol. 14, edited by J. Shah and U. Mishra, pp. 53-55.
3. "Logic Simulation of RSFQ Circuits," A. Krasniewski, IEEE Trans. Applied Superconductivity, vol. 3, pp. 33-38, March 1993.
4. "Simulation and Optimization of Binary Full-Adder Cells in Rapid Single Flux Quantum Logic," S.S. Martinet and M.F. Bocko, IEEE Trans. Applied Superconductivity, vol. 3, pp. 2720-2723, March 1993.
5. "A 75 GHz Silicon Metal-Semiconductor-Metal Schottky Photodiode," S. Alexandrou, C.-C. Wang, T.Y. Hsiang, M.Y. Liu, and S.Y. Chou, Appl. Phys. Lett., vol. 62, pp. 2507-2509, May 1993.
6. "Picosecond Silicon Metal-Semiconductor-Metal Photodiode," T.Y. Hsiang, S. Alexandrou, C.-C. Wang, M.Y. Liu, and S.Y. Chou, in Photodetectors and Power Meters, edited by K.J. Kaufmann, Proc. SPIE 2022, pp. 76-82, 1993.
7. "An Electro-Optic Sampling System for Ultrafast Testing of Superconducting Circuits," T.Y. Hsiang, C.-C. Wang, A. Denysenko, S. Alexandrou, and R. Sobolewski, in Extended Abstracts of the Fourth International Superconductive Electronics Conference, August 11-14, 1993 (Centennial Conferences, Boulder, 1993) pp. 73-77.
8. "Functional Testing of RSFQ Logic Circuits," S.S. Martinet, M.F. Bocko, D.K. Brock, C.A. Mancini, and Z. Zhang, in Extended Abstracts of the Fourth International Superconductive Electronics Conference, August 11-14, 1993 (Centennial Conferences, Boulder, 1993) pp. 98-99.
9. "Picosecond Electrical Characterization of X-Ray Microchannel-Plate Detectors used in Diagnosing Inertial Confinement Fusion Experiments," A. Denysenko, S. Alexandrou, C.-C. Wang, D.K. Bradley, W.R. Donaldson, T.Y. Hsiang, R. Sobolewski, and P.M. Bell, Rev. Sci. Instrum., vol. 64, pp. 3285-3288, November 1993.
10. "Picosecond Characteristics of Silicon-on-Insulator Metal-Semiconductor-Metal Photodiodes," C.-C. Wang, S. Alexandrou, D. Jacobs-Perkins, and T.Y. Hsiang, SPIE proceedings on *Technologies for Optical Fiber Communications*, edited by Gail J. Brown et al., vol. 2149, pp. 271-275, January 1994.
11. "Loss and Dispersion at Subterahertz Frequencies in Coplanar Waveguides with Varying Ground-Plane Widths," S. Alexandrou, C.-C. Wang, M. Currie, R. Sobolewski, and T.Y. Hsiang, SPIE proceedings on *Technologies for Optical Fiber Communications*, edited by Gail J. Brown et al., vol. 2149, pp. 108-118, January 1994.
12. "Generation of Subpicosecond Electrical Pulses by Nonuniform Illumination of GaAs Transmission-Line Gaps," S. Alexandrou, C.-C. Wang, R. Sobolewski and T.Y. Hsiang, IEEE J. Quantum Electron., vol. 30, pp. 1332-1338, May 1994.
13. "Comparison of the Picosecond Characteristics of Silicon and Silicon-on-Sapphire Metal-Semiconductor-Metal Photodiodes," C.-C. Wang, S. Alexandrou, D. Jacobs-Perkins, and T.Y. Hsiang, Appl. Phys. Lett., vol. 64, pp. 3578-3580, June 1994.
14. "Ultrafast All-Silicon Light Modulator," C.-C. Wang, M. Currie, S. Alexandrou, and T.Y. Hsiang, Optics Lett., vol. 19, pp. 1453-1455, September 1994.
15. "Design and Testing of Rapid Single Flux Quantum Electronics for Digital Signal Processing Applications," D.K. Brock, MS Thesis, October 1994.
16. "A Design Environment for Single Flux Quantum Circuits," V. Adler and E.G. Friedman, Proceedings of the IEEE 18th Annual Electron Devices Activities in Western New York Conference, p. 10, November 1994.

17. "An Investigation of a New Superconducting Logic Family: Design and Experimental Low-Speed Testing of its Circuits," S.S. Martinet, Ph.D. Thesis, February 1995.
18. "Superconducting Single Flux Quantum Circuits Using the Residue Number System," Qing Ke, Ph.D. Thesis, June 1995.
19. "Ultrafast, Integrable, Optics-Based Interface between Superconducting and Room-Temperature Electronics," C.-C. Wang, M. Currie, and T.Y. Hsiang, *IEEE Trans. Applied Superconductivity*, vol. 5, pp. 3156-9, June 1995.
20. "Optoelectronic Generation and Detection of Single-Flux-Quantum Pulses," C.-C. Wang, M. Currie, D. Jacobs-Perkins, M.J. Feldman, R. Sobolewski, and T.Y. Hsiang, *Appl. Phys. Lett.*, vol. 66, pp. 3325-7, June 1995.
21. "Progress in Ultrafast Superconducting Electronics," R. Sobolewski and T.Y. Hsiang, in Superconductivity and Particle Detection, edited by T.A. Girard, A. Morales, and G. Waysand (World Scientific, Singapore, 1995) pp. 279-289.
22. "Picosecond Pulse Generation by Edge Illumination of Si and InP Photoconductive Switches," M. Currie, C.-C. Wang, R. Sobolewski, and T.Y. Hsiang, in Ultrafast Electronics and Optoelectronics, vol. 13, 1995 OSA Technical Digest Series (Optical Society of America, Washington DC, 1995) pp. 131-3.
23. "Monte Carlo Investigation of the Intrinsic Mechanism of Subpicosecond Pulse Generation by Nonuniform Illumination," X. Zhou, S. Alexandrou, and T.Y. Hsiang, *J. Appl. Phys.*, vol. 77, pp. 706-711, January 1995.
24. "All-Silicon, Ultrafast, Integrable, Optoelectronic Interface," C.-C. Wang, M. Currie, and T.Y. Hsiang, in Ultrafast Electronics and Optoelectronics, vol. 13, 1995 OSA Technical Digest Series (Optical Society of America, Washington DC, 1995) pp. 144-6.
25. "First Direct Observation of Single-Flux-Quantum Pulses," D. Jacobs-Perkins, M. Currie, C.-C. Wang, R. Sobolewski, M.J. Feldman, and T.Y. Hsiang, in Ultrafast Electronics and Optoelectronics, vol. 13, 1995 OSA Technical Digest Series (Optical Society of America, Washington DC, 1995) pp. 58-60.
26. "Cryogenic Optoelectronic Measurements of Single Flux Quantum Pulses in Superconducting Circuits," C.-C. Wang, M. Currie, D. Jacobs-Perkins, R. Sobolewski, T.Y. Hsiang, and M.J. Feldman, *Proceedings, 1995 International Semiconductor Device Research Symposium* (Engineering Academic Outreach, University of Virginia, Charlottesville, 1995) pp. 631-4.
27. "An Optoelectronic Testing System of Rapid, Single-Flux Quantum Circuits," M. Currie, C.-C. Wang, D. Jacobs-Perkins, R. Sobolewski, and T.Y. Hsiang, *IEEE Trans. Applied Superconductivity*, vol. 5, pp. 2849-52, June 1995.
28. "Single Flux Quantum Circuits Using the Residue Number System," Qing Ke and M.J. Feldman, *IEEE Trans. Applied Superconductivity*, vol. 5, pp. 2988-91, June 1995.
29. "Adder-accumulator Cells in RSFQ Logic," S.S. Martinet, D.K. Brock, M.J. Feldman, and M.F. Bocko, *IEEE Trans. Applied Superconductivity*, vol. 5, pp. 3006-9, June 1995.
30. "A Clock Distribution Scheme for Large RSFQ Circuits," K. Gaj, E.G. Friedman, M.J. Feldman, and A. Krasniewski, *IEEE Trans. Applied Superconductivity*, vol. 5, pp. 3320-24, June 1995.
31. "Multiparameter Optimization of RSFQ Circuits Using the Method of Inscribed Hyperspheres," Q.P. Herr and M.J. Feldman, *IEEE Trans. Applied Superconductivity*, vol. 5, pp. 3337-40, June 1995.
32. "Subpicosecond Electrical Pulse Generation by Edge Illumination of Silicon and Indium Phosphide Photoconductive Switches," C.-C. Wang, M. Currie, R. Sobolewski, and T.Y. Hsiang, *Appl. Phys. Lett.*, vol. 67, pp. 79-81, July 1995.
33. "Electro-Optic Measurements of Single-Flux-Quantum Pulses," C.-C. Wang, M. Currie, D. Jacobs-Perkins, R. Sobolewski, T.Y. Hsiang, and M.J. Feldman, Applied Superconductivity 1995, Institute of Physics Conference Series Number 148, edited by D. Dew-Hughes (Institute of Physics, Bristol UK, 1995) pp. 787-791.
34. "Design and Testing of QOS Comparators for an RSFQ Based Analog to Digital Converter," D.K. Brock, S.S. Martinet, M.F. Bocko, and J.X. Przybysz, *IEEE Trans. Applied Superconductivity*, vol. 5, pp. 2244-47, June 1995.

35. "On-Chip Picosecond Delay Measurement of RSFQ Digital Logic Gates," D.K. Brock, S.S. Martinet and M.F. Bocko, *IEEE Trans. Applied Superconductivity*, vol. 5, pp. 2844-48, June 1995.
36. "Parameter Variations and Synchronization of RSFQ Circuits," K. Gaj, Q.P. Herr and M.J. Feldman, Applied Superconductivity 1995, Institute of Physics Conference Series Number 148, edited by D. Dew-Hughes (Institute of Physics, Bristol UK, 1995) pp. 1733-6.
37. "Error Rate of a Superconducting Circuit," Quentin P. Herr and M.J. Feldman, *Appl. Phys. Lett.* vol. 69, pp. 694-5 (1996).
38. "Subpicosecond Imaging System Based on Electrooptic Effect," D. Jacobs-Perkins, M. Currie, C.-C. Wang, C.A. Williams, W.R. Donaldson, R. Sobolewski, and T.Y. Hsiang, *IEEE J. Selected Topics Quantum Electronics*, vol. 2, pp. 729-738, Sep. 1996.
39. "Analysis of an Interferometric Subpicosecond Imager Based on the Electro-Optic Effect," D. Jacobs-Perkins, M. Currie, C.-C. Wang, C.A. Williams, W.R. Donaldson, R. Sobolewski, and T.Y. Hsiang, in *OSA (Optical Society of America) Proceedings on Ultrafast Electronics and Optoelectronics*, 1996, pp. 95-97.
40. "Ultrafast Testing of Electronic/Optoelectronic Devices," Chia-Chi Wang, Ph.D. Thesis, December 1996.
41. "Subpicosecond Imaging System Based on Electro-Optic Effect," D. Jacobs-Perkins, M. Currie, C.-C. Wang, C.A. Williams, W.R. Donaldson, R. Sobolewski, and T.Y. Hsiang, *LLE Review* Vol. 69, edited by R. Town (Laboratory for Laser Energetics, Rochester NY), pp. 36-45, 1996.
42. "Timing of Multi-Gigahertz Rapid Single Flux Quantum Digital Circuits," K. Gaj, E.G. Friedman, and M.J. Feldman, *Journal of VLSI Signal Processing* 16, 247-276 (1997). [invited review paper] This article was reprinted in High Performance Clock Distribution Networks, edited by E.G. Friedman (Kluwer, Boston, 1997) p. ?.
43. "Design Methodologies for Mixed-Signal Multi-Gigahertz RSFQ Circuits," Darren K. Brock, Ph.D. Thesis, April 1997.
44. "Inductance Estimation for Complicated Superconducting Thin Film Structures with a Finite Segment Method," B. Guan, M.J. Wengler, P. Rott, and M.J. Feldman, *IEEE Trans. Applied Superconductivity*, vol. 7, pp. 2776-79, June 1997.
45. "Design and Low Speed Testing of a Four-Bit RSFQ Multiplier-Accumulator," Q.P. Herr, N. Vukovic, C.A. Mancini, K. Gaj, Q. Ke, V. Adler, E.G. Friedman, A. Krasniewski, M.F. Bocko, and M.J. Feldman, *IEEE Trans. Applied Superconductivity*, vol. 7, pp. 3168-71 June 1997.
46. "Error Rate of RSFQ Circuits: Theory," Q.P. Herr and M.J. Feldman, *IEEE Trans. Applied Superconductivity*, vol. 7, pp. 2661-64, June 1997.
47. "High Speed Testing of a Four-Bit RSFQ Decimation Digital Filter," Q.P. Herr, K. Gaj, A.M. Herr, N. Vukovic, C.A. Mancini, M.F. Bocko, and M.J. Feldman, *IEEE Trans. Applied Superconductivity*, vol. 7, pp. 2975-78, June 1997.
48. "Functional Modeling of RSFQ Circuits Using Verilog HDL," K. Gaj, C.H. Cheah, E.G. Friedman, and M.J. Feldman, *IEEE Trans. Applied Superconductivity*, vol. 7, pp. 3151-54, June 1997.
49. "RSFQ Circular Shift Registers," C.A. Mancini, N. Vukovic, A.M. Herr, K. Gaj, M.F. Bocko, and M.J. Feldman, *IEEE Trans. Applied Superconductivity*, vol. 7, pp. 2832-35, June 1997.
50. "A Cadence-Based Design Environment for Single Flux Quantum Circuits," V. Adler, C.H. Cheah, K. Gaj, D.K. Brock, and E.G. Friedman, *IEEE Trans. Applied Superconductivity*, vol. 7, pp. 3294-97, June 1997.
51. "Choice of the Optimum Timing Scheme for RSFQ Digital Circuits," K. Gaj, E.G. Friedman, and M.J. Feldman, in *Proc. HTSED'97 Workshop*, Matsuyama City (Future Electronic Device Association, Tokyo) pp. 39-40, May 1997.
52. "Ultrafast Superconducting Optoelectronics," (invited) R. Sobolewski, *Extended Abstracts 6th International Superconductive Electronics Conference (PTB, Braunschweig)*, Vol. 1, pp. 131-133, June 1997.
53. "Picosecond Nodal Testing of Centimeter-Size Superconducting Nb Microstrip Interconnects," M. Currie, C.-C. Wang, R. Sobolewski, and T.Y. Hsiang, *Extended Abstracts 6th International Superconductive Electronics Conference (PTB, Braunschweig)*, Vol. 2, pp. 287-289, June 1997.

54. "Timing of Large RSFQ Digital Circuits," Kris Gaj, Eby G. Friedman, and M.J. Feldman, Extended Abstracts 6th International Superconductive Electronics Conference (PTB, Braunschweig), Vol. 2, pp. 299-301, June 1997.
55. "Two-Phase Clocking for Medium to Large RSFQ Circuits," K. Gaj, E.G. Friedman, and M.J. Feldman, Extended Abstracts 6th International Superconductive Electronics Conference (PTB, Braunschweig), Vol. 2, pp. 302-304, June 1997.
56. "Experimental Investigation of RSFQ Circular Shift Registers," C.A. Mancini, N. Vukovic, A.M. Herr, M.F. Bocko, and M.J. Feldman, Extended Abstracts 6th International Superconductive Electronics Conference (PTB, Braunschweig), Vol. 2, pp. 338-340, June 1997.
57. "Design and Low Speed Testing of a One-Decimal-Digit RNS Adder," Nada Vukovic and M.J. Feldman, Extended Abstracts 6th International Superconductive Electronics Conference (PTB, Braunschweig), Vol. 2, pp. 362-364, June 1997.
58. "Subpicosecond Electro-Optic Imaging Using Interferometric and Polarimetric Apparatus," D. Jacobs-Perkins, M. Currie, K.T. Tang, C.-C. Wang, C. Williams, W.R. Donaldson, R. Sobolewski, and T.Y. Hsiang, in OSA TOPS on Ultrafast Electronics and Optoelectronics, vol. 13, edited by M. Nuss and J. Bowers, Optical Society of America (Washington DC, 1997), pp. 202-207.
59. "Bit Errors and Yield Optimization in Superconducting Digital Single-Flux-Quantum Electronics," Quentin P. Herr, Ph.D. Thesis, October 1997.
60. "Subterahertz Signal Crosstalk in Transmission Line Interconnects," M. Currie, R. Sobolewski, and T.Y. Hsiang, Appl. Phys. Lett. vol. 73, pp. 1910-1912 (1998).
61. "High-Speed Operation of a 64-Bit Circular Shift Register," A.M. Herr, C.A. Mancini, N. Vukovic, M.F. Bocko, and M.J. Feldman, IEEE Trans. Applied Superconductivity, vol. 8, pp. 120-124, September 1998.
62. "Josephson Junction Digital Circuits -- Challenges and Opportunities," M.J. Feldman (invited by the Research and Association for Future Electron Devices, Japan). This was translated into Japanese and published in the FED Review (1998), but the publication status of the English version is unknown.
63. "Temperature-Dependent Bit-Error Rate of a Clocked Superconducting Digital Circuit," Q.P. Herr, M.W. Johnson, and M.J. Feldman, to be published in IEEE Trans. Applied Superconductivity, vol. 9, June 1999.
64. "Experimental Investigation of Local Timing Parameter Variations in RSFQ Circuits," I.V. Vernik, Q.P. Herr, K. Gaj, and M.J. Feldman, to be published in IEEE Trans. Applied Superconductivity, vol. 9, June 1999.
65. "Timing Jitter and Bit Errors in a 64-Bit Circular Shift Register," A.M. Herr, M.J. Feldman, and M.F. Bocko, to be published in IEEE Trans. Applied Superconductivity, vol. 9, June 1999.
66. "Short-Term Frequency Stability of RSFQ Ring Oscillators," Cesar A. Mancini and Mark F. Bocko, to be published in IEEE Trans. Applied Superconductivity, vol. 9, June 1999.
67. "High-Frequency Crosstalk in Superconducting Microstrip Waveguide Interconnects," M. Currie, R. Sobolewski, and T.Y. Hsiang, to be published in IEEE Trans. Applied Superconductivity, vol. 9, June 1999.
68. "Subpicosecond Measurements of Single-Flux Quantum Pulse Interactions," M. Currie, R. Sobolewski, and T.Y. Hsiang, to be published in IEEE Trans. Applied Superconductivity, vol. 9, June 1999.
69. "Digital Applications of Josephson Junctions," M.J. Feldman, invited for publication in Physics and Applications of Mesoscopic Josephson Junctions, eds. H. Ohta and C. Ishii (Universal Academy, Japan, 1999).
70. "Design and Low Speed Testing of a One-Decimal-Digit RNS Adder," Nada Vukovic and M.J. Feldman, accepted for publication in Applied Superconductivity.
71. "Experimental Investigation of RSFQ Circular Shift Registers," C.A. Mancini, N. Vukovic, M.F. Bocko, M.J. Feldman, and A.M. Herr, accepted for publication in Applied Superconductivity.

D. All participating scientific personnel, advanced degrees earned while employed this project.

PROFESSORS:

Prof. Alexander Albicki
Prof. Marc J. Feldman
Prof. Thomas Y. Hsiang
Prof. Andrzej Krasniewski
Prof. Michael J. Wengler

Prof. Mark F. Bocko
Prof. Eby G. Friedman
Prof. Alan M. Kadin
Prof. Roman Sobolewski

**POSTDOCTORAL AND
RESEARCH ASSISTANT:**

Dr. Krzysztof Gaj
Dr. Mark W. Johnson
Dr. Igor Vernik
Dr. Zhao-nan Zhang

Dr. Boran Guan
Dr. Larry Shi
Ms. Gui-Zhen Zhang

GRADUATE STUDENTS:

Dr. Victor Adler	received the degree of Master of Science in Electrical Engineering
Dr. Darren K. Brock	received the degree of Master of Science in Electrical Engineering
	received the degree of Doctor of Philosophy in Electrical Engineering
Mr. Chin Hong Cheah	received the degree of Bachelor of Science in Electrical Engineering
	received the degree of Master of Science in Electrical Engineering
Mr. Gavin Paul Chuck	
Dr. Marc Currie	received the degree of Master of Science in Electrical Engineering
Dr. Siddhartha Dattagupta	
Mr. Andrew Denysenko	received the degree of Master of Science in Electrical Engineering
Ms. Andrea Domino Herr	
Dr. Quentin Herr	received the degree of Master of Arts in Physics
	received the degree of Doctor of Philosophy in Electrical Engineering
Dr. Douglas Jacobs-Perkins	received the degree of Master of Science in Electrical Engineering
Dr. Qing Ke	received the degree of Master of Science in Electrical Engineering
	received the degree of Doctor of Philosophy in Electrical Engineering
Mr. Cesar Mancini	received the degree of Master of Science in Electrical Engineering
Dr. Stephen Martinet	received the degree of Doctor of Philosophy in Electrical Engineering
Dr. Jose Luis Neves	
Mr. Pavel Rott	
Ms. Nada Vukovic	
Dr. Chia-Chi Wang	received the degree of Doctor of Philosophy in Electrical Engineering
Mr. Carlo A. Williams	received the degree of Master of Science in Electrical Engineering
Mr. Songtao Xu	

UNDERGRADUATE STUDENTS:

Mr. Kayode Omatoyo Bristol	
Mr. Jeremy Browner	
Mr. Andrew J. Burke	
Mr. Basab Mukherjee	received the degree of Bachelor of Science in Electrical Engineering

5. Report of INVENTIONS: No reportable inventions